If we can achieve a non-volatile solid-state memory that approaches the performance of DRAM, such that we can hide the latency with a small amount of DRAM, and then merge that with the file system, what are the implications?

Slides are here