CmpSci 535 VLSI Cost Model

$$Cost_{IC} = \frac{Cost_{chip} + Cost_{test} + Cost_{package}}{Yield_{final}}$$

Cost_{package} and Yield_{final} are given. Others must be computed.

$$Cost_{chip} = \frac{Cost_{wafer}}{Chips_{wafer} \times Yield_{die}}$$

Costwafer is the total cost for the fabricated wafer and is given.

$$\text{Chips}_{\text{wafer}} = \left\lfloor \frac{\pi \times \left(\frac{\text{Diameter}_{\text{wafer}}}{2}\right)^{2}}{\text{Area}_{\text{chip}}} - \frac{\pi \times \text{Diameter}_{\text{wafer}}}{\sqrt{2 \times \text{Area}_{\text{chip}}}} - \text{TestSites}_{\text{wafer}} \right\rfloor$$

Diameter_{wafer} is 200mm or 300mm (450mm may be in the future). Area_{chip} is given, or calculated from chip dimensions. TestSites_{wafer} is the number of chip sites devoted to testing. This is usually 0 in a production process, but may be a small integer for a prototyping run.

$$Yield_{die} = Yield_{wafer} \times \left(1 + \frac{Defects_{unit-area} \times Area_{chip}}{P}\right)^{-P}$$

Yieldwafer is the given fraction of good wafers (usually very close to 1). Defects_{unit-area} is also given, and depends on the process. P is an empirically determined factor to account for the complexity of a process.

$$Cost_{test} = \frac{Cost_{hour} \times Time_{test}}{Yield_{die}}$$

Cost_{hourr} is the cost per hour for running tests.