Cache Operation Exercise to explore different organizations

Teams Each Take One Organization

- Same trace for all we have already seen 2-way set associative
- Direct mapped, 4-way set associative, fully associative
- Direct plus vitim buffer, 4-way plus victim buffer
- Note type of hit/miss
 - \blacksquare H = hit, C = compulsory miss, X = conflict miss, V = victim hit

Reminder that conflict miss happens when a line was in cache previously

Results

Direct 2-way SA 4-way SA Fully Assoc Direct + VB


llit	Compulsory	Conflict	Victim Hit	Total Hits
16	22	2		16
16	22	2		16
16	22	2		16
18	22			18
16	22			17
17	22			18


Pipelined Execution A Basic Form of Instruction Level Parallelism





Basic Idea


Every instruction goes through fetch-execute We can fetch the next instruction while executing the current one



































- once
- Each stage does half the work of the fetch-execute cycle
- each stage
- output of the first and the input of the second

Notice that after the pipe is full there are always two instructions active at

We can clock the logic twice as fast because less work needs to be done in

A dual register (next/current IR) is needed between the stages to hold the


Not shown: Control Unit splits into Fetch Control and Execute Control Fetch Control doesn't depend on IR contents Execute Control drives execution based on the instruction in the IR

- 2X speedup is good!
- Only had to add a register and rearrange existing logic, so cost is low
- Can we do more?
- Recall that Fetch/Execute had more than just two steps for most instructions. What are they?


Classic Pipeline


Fetch


- Decode / Register Operand Fetch
- Execute ALU Operation
- Memory Access
- Write (result) Back to Registers





Let's run a series of five instructions through this pipeline Keep a count of the number of cycles this takes





























How many cycles did it take to execute these five instructions? Execution is complete in Write Back


How many cycles did it take to execute these five instructions? Execution is complete in Write Back So 9 cycles


How many will it take to execute ten? Let's see...












































- pipe?
- non-pipelined fetch-execute processor
- to execute
- nothing in some stages

How many cycles will it take to execute N instructions in this five-stage

Keep in mind that the cycle time can be roughly five times faster than for a

In the non-pipelined processor, instructions take different numbers of cycles

With a pipeline, every instruction goes through every stage, but may do

- the clock cycle is 0.4 ns?
- Speedup = Old time / New time

Assuming the average non-pipelined instruction takes 1 cycle of 2 ns, what is the speedup for executing 20 instructions in a five-stage pipeline where

- Old time = 20 instructions * 2 ns = 40 ns
- New time = (5 fill cycles + 19 additional) * 0.4 ns = 9.6 ns
- Speedup = 40 / 9.6 = 4.17
- As the number of instructions increases, the speedup asymptotically approaches the ratio of the clock speeds (2 / 0.4 = 5)
- Note that our simulation only counts cycles, but by only allowing one

instruction to pass through the pipe at a time, you get an approximation

How many cycles will it take to execute N instructions in an M-stage pipe? Why don't we build pipes that are arbitrarily long?